

+

#4

150071/50
11/10/00

Substitute for form 1449A/PTO INFORMATION DISCLOSURE STATEMENT BY APPLICANT (use as many sheets as necessary)				Complete if Known	
				Application Number	
				Filing Date	
				First Named Inventor	Cavanaugh
				Group Art Unit	
				Examiner Name	
Sheet	1	of	3	Attorney Docket Number	62061.0105

[illegible][illegible]

9/16/03

¹ Unique citation designation number. ² See attached Kinds of U.S. Patent Documents. ³ Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). ⁴ For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. ⁵ Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. ⁶ Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. **DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO:** Assistant Commissioner for Patents, Washington, DC 20231.

Please type a plus sign (+) inside this box

+

PTO/SB/08B (10-96)
Approved for use through 10/31/99. OMB 0651-0031
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449B/PTO		Complete if Known	
INFORMATION DISCLOSURE STATEMENT BY APPLICANT (use as many sheets as necessary)		Application Number	
		Filing Date	
		First Named Inventor	Cavanaugh
		Group Art Unit	
		Examiner Name	
		Attorney Docket Number	62061.0105
Sheet	2	of	3

1097/10057
11/10/00

OTHER PRIOR ART – NON PATENT LITERATURE DOCUMENTS			
Examiner Initials*	Cite No. ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T ²
AXD		PARK, et al., Evaluation of Scheduling Techniques on a SPARC-Based VLIW Testbed, Proceedings of the 30th Annual International Symposium on Microarchitecture, Dec. 1997	
AXD		MORENO, et al., Simulation/evaluation environment for a VLIW processor architecture, IBM Journal of Research and Development, Vol. 41, No. 3 Received August 8, 1996; accepted for publication March 18, 1997	
AXD		LICHTENSTEIN, et al., Model Based Test Generation for Processor Design Verification*, Sixth Innovative Applications of Artificial Intelligence Conference, August 1994.	
AXD		LICHTENSTEIN, et al., Test Program Generation for Functional Verification of PowerPC processors in IBM, IEEE/ACM 32nd Design Automation Conference, June 1995	
AXD		AHARON, et al., Verification of the IBM RISC System/6000 by a dynamic biased pseudo-random test program generator, published in IBM Systems Journal, Vol. 30, No. 4, 1991	
AXD		CASAUBIELH, et al., Functional verification methodology of Chameleon processor, presented at the 33rd Annual ACM IEEE Design Automation Conference, June 3 - 7, 1996	
AXD		BELLON, et al., Automatic Generation of Microprocessor Test Programs, presented at ACM IEEE Nineteenth Design Automation Conference Proceedings, June, 1982	
AXD		ANDERSON, Logical Verification of the NVAX CPU Chip Design, Digital Technical Journal of Digital Equipment Corporation, Vol. 4 No. 3, Summer 1992	
AXD		CHANDRA, et al., Constraint Solving for Test Case Generation - A Technique for High Level Design Verification, published in: International Conference on Computer Design: VLSI in Computers and Processors, Proceedings. Los Alamitos, IEEE Computer Society Press, 1992	
AXD		LOGAN, et al., Directions in Multiprocessor Verification, presented at the 14th Annual IEEE International Phoenix Conference on Computers and Communications, March, 1995	
AXD		RAGHAVAN, et al., Multiprocessor System Verification Through Behavioral Modeling and Simulation, presented at the 14th Annual IEEE International Phoenix Conference on Computers and Communications, March, 1995	

Examiner Signature	<i>Annex Cavanaugh</i>	Date Considered	9/16/03
--------------------	------------------------	-----------------	---------

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹ Unique citation designation number. ² Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

$+$

Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

+

Compleat if Known

Application Number

Filing Date

First Named Inventor

Cavanaugh

Group Art Unit

Examiner Name

Attorney Docket Number

62061.0105

Sheet

3

of

3

(use as many sheets as necessary)

JC921 U.S. ETO
09/710057
11/10/00

[illegible]

**Examiner
Signature**

Jose L. Amaral

Date

Considered

9/16/02

+

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. **DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO:** Assistant Commissioner for Patents, Washington, DC 20231.